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Single-Phase T-Type Inverter Performance
Benchmark Using Si IGBTs, SiC MOSFETs,
and GaN HEMTs
1
2
3
Emre Gurpinar, Student Member, IEEE, and Alberto Castellazzi4
Abstract—In this paper, benchmark of Si IGBT, SiC MOSFET,5
and Gallium nitride (GaN) HEMT power switches at 600-V class6
is conducted in single-phase T-type inverter. Gate driver require-7
ments, switching performance, inverter efficiency performance,8
heat sink volume, output filter volume, and dead-time effect9
for each technology is evaluated. Gate driver study shows that10
GaN has the lowest gate driver losses above 100 kHz and below11
100 kHz, SiC has lowest gate losses. GaN has the best switching12
performance among three technologies that allows high efficiency13
at high-frequency applications. GaN-based inverter operated at14
160-kHz switching frequency with 97.3% efficiency at 2.5-kW out-15
put power. Performance of three device technologies at different16
temperature, switching frequency, and load conditions shows that17
heat sink volume of the converter can be reduced by 2.5 times by18
switching from Si to GaN solution at 60 ◦C case temperature, and19
for SiC and GaN, heat sink volume can be reduced by 2.36 and 4.9220
times, respectively, by increasing heat sink temperature to 100 ◦C.21
Output filter volume can be reduced by 43% with 24, 26, and22
61 W increase in device power loss for GaN-, SiC-, and Si-based23
converters, respectively. WBG devices allow reduction of harmonic24
distortion at output current from 3.5% to 1.5% at 100 kHz.25
Index Terms—Insulated gate bipolar transistors (IGBTs),26
inverters, multilevel systems, power conversion, power elec-27
tronics, power metaloxide semiconductor field-effect transistors28
(MOSFETs), power semiconductor switches.29
NOMENCLATURE30
△IOUT Output current ripple.31
△T Maximum temperature rise.32
△V(neg) Negative bias voltage for GaN HEMT.33
Ap Area product.34
Attreq Required attenuation.35
Bmax Maximum flux density.36
CDC DC-link capacitance.37
Cf Output filter capacitance.38
Cg Gate–source capacitance.39
Cgs(ext) External gate–source capacitance.40
Ciss Input capacitance.41
CMR Common-mode rejection.42
Coss Output capacitance.43
Crss Reverse transfer capacitance.44
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Cs Series gate capacitance. 45
D Duty cycle. 46
DC Direct current. 47
fs Switching frequency. 48
GaN Gallium nitride. 49
HEMT High-electron-mobility transistor. 50
IC Integrated circuit. 51
Î Peak inductor current. 52
IDS Drain–source current. 53
Ig Gate current. 54
IGBT Insulated-gate bipolar transistor. 55
IOUT Inverter output current. 56
JFET Junction gate field-effect transistor. 57
kc Capacitor volume constant. 58
Ki Current waveform factor. 59
kL Inductor volume constant. 60
ku Window utilisation factor. 61
Lf Output filter inductance. 62
MOSFET Metaloxide semiconductor field-effect tran- 63
sistor. 64
NPC Neutral point clamped. 65
PGaN, PSiC, PSi Device power loss. 66
Pg Gate driver loss. 67
PDiss Maximum power dissipation. 68
PMAX Maximum output power. 69
Py Total semiconductor loss. 70
PWM Pulse width modulation. 71
QC g Charge across Cg. 72
QC s Charge across Cs. 73
Qg Gate charge. 74
rch Case-to-heat sink thermal resistance. 75
RDS-on Drain–source on-state resistance. 76
Rgate External gate resistance. 77
Rgate(turn-off) Turn-off gate resistance. 78
Rgate(turn-on) Turn-on gate resistance. 79
rh−r Required heat sink thermal resistance. 80
rjc Junction-to-case sink thermal resistance. 81
SBD Schottky barrier diode. 82
Si Silicon. 83
SiC Silicon carbide. 84
SJ Super junction. 85
Ta Ambient temperature. 86
Th Heat sink temperature. 87
THD Total harmonic distortion. 88
Tj Junction temperature. 89
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VCE-sat Collector-emitter saturation voltage.91
VDC DC link voltage.92
VDS Drain–source blocking voltage.93
Vg Rail-to-rail gate driver voltage.94
Vgs Gate–source voltage.95
Vnom Nominal voltage of capacitor.96
VOUT Inverter output voltage.97
Vth Minimum gate threshold voltage.98
WBG Wide-bandgap.99
I. INTRODUCTION100
D ELIVERY of generated power from energy sources to end101 user with maximum efficiency is crucial for electricity102
generation sources and utilities for maximum utilization of the103
source and minimization of the payback time for initial system104
cost. Power electronic converters are the key elements of the105
energy systems for integration of the source to electrical grid106
and delivery of the generated power to end user. Efficiency of107
the power electronic converter has a significant impact on the108
system efficiency and has to be kept at maximum due to the109
reasons mentioned earlier.110
The literature review clearly shows that SiC and Gallium ni-111
tride (GaN) devices are promising advancements in power semi-112
conductor technology that can enable very high efficiencies and113
very high power density by increased switching frequencies [1].114
In this paper, performance analysis of three different device tech-115
nologies (SiC, GaN, and Si) at 600-V blocking voltage range116
is discussed based on a three-level single-phase inverter. There117
are limited SiC and GaN power devices at 600-V blocking volt-118
age range and the performance analysis of these devices against119
state-of-the-art Si insulated-gate bipolar transistor (IGBTs) pro-120
vides insight into wide-bandgap (WBG) device potential and121
limits for high efficient power converters.122
Application of SiC devices in renewable energy converters123
has been widely discussed in the literature and papers show124
the potential of achieving very high efficiency figures with SiC125
devices for photovoltaic applications specifically. Performance126
of SiC Junction gate field-effect transistor (JFET) devices for127
PV applications is discussed in detail in [2]–[4]. In [2], designed128
converter achieved 98.8% peak efficiency and in [3], HERIC129
converter with SiC devices achieved 99% peak efficiency.130
According to [4], overall losses in a PV inverter can be halved131
by just replacing Si IGBTs with SiC JFETs. The performance132
of 650-V SiC metaloxide semiconductor field-effect transistor133
(MOSFETs) is also evaluated for H6 topology in [5]. The results134
show that replacing Si IGBT with SiC MOSFETs can bring up to135
1% efficiency gain for same switching frequency. In addition136
to these, synchronous rectification capability of SiC MOSFETs137
is utilized for three-level ANPC inverter in [6] and the inverter138
is successfully operated with grid connection up to 80 kHz.139
Performance evaluation of 1200-V and 650-V SiC MOSFETs and140
comparison with Si IGBTs is discussed in [7]. The evaluation141
proves the performance stability of SiC MOSFETs under different142
ambient temperatures and all SiC inverter achieves 98.3% peak143
efficiency at 16 kHz switching frequency.144
Normally-off GaN High-electron-mobility transistor 145
(HEMTs) have been introduced by Panasonic at 600 V. In 146
[8], GaN HEMTs are implemented in a dc/dc converter for 147
maximum power point tracking for PV applications and 148
converter operated with 98.59% peak efficiency at 48-kHz 149
switching frequency. Same devices have been used in different 150
applications such as resonant LLC dc/dc converter, three-phase 151
inverter, and synchronous buck converter that show the high 152
switching and conduction performance of the devices in 153
different operating conditions [9]–[11]. In [9], GaN devices 154
are operated at 1-MHz switching frequency in LLC resonant 155
converter and achieved 96.4% efficiency at 1-kW output power. 156
In [10], GaN devices are used at low-frequency three-phase 157
inverter and the inverter achieved 99.3% efficiency at 900-W 158
output power and 16-kHz switching frequency. Normally-on 159
GaN HEMTs at 600-V voltage class with and without cascode 160
structure are discussed in [12] and [13] for hard-switching 161
topologies. Performance improvement in a synchronous buck 162
topology is presented in [12] and it is shown that smaller 163
reverse recovery charge and output capacitance of GaN HEMT 164
lead to reduction in turn-on losses and up to 2% efficiency 165
improvement in comparison to Si MOSFET. The current collapse 166
phenomena for 600-V normally-on GaN HEMT is presented 167
in [13] and although the device is statically rated at 600 V, 168
the experimental results are presented up to 50–60 V due to 169
increase in on-state voltage drop during dynamic testing. 170
GaN HEMT power devices have been presented in the lit- 171
erature for different topologies but this is the first time 600-V 172
GaN devices are implemented as bidirectional switch in a mul- 173
tilevel inverter. The converter is operated at different switching 174
frequencies, different ambient temperatures, and different load 175
conditions in order to fully evaluate performance of Si, SiC, and 176
GaN device technologies. In view of the above considerations, 177
grid connected power converters are one of the most interesting 178
applications for high-performance power semiconductors such 179
as SiC and GaN. 180
In Section II, T-type inverter and selected Pulse width mod- 181
ulation (PWM) modulation is explained. In Section III, device 182
characteristics of Si IGBT, SiC MOSFET, and GaN HEMT from 183
manufacturer datasheets are presented and discussed. Gate 184
driver requirement for each technology is discussed and gate 185
drive loss analysis is presented in Section III-A. In Section V, 186
experimental results from the converter with different devices 187
are presented. In Section VI, the impact of WBG devices 188
in reduction of volume of passive components and cooling 189
requirements is presented to show the potential of WBG tech- 190
nology in next generation power converters. In the final Section 191
VI-C, the effect of deadtime to output current harmonics with 192
high-frequency inverters and WBG devices are discussed. 193
II. T-TYPE INVERTER 194
T-Type inverter, also known as Neutral Point Piloted inverter, 195
is a member of neutral-point-clamped inverter topologies with 196
three output voltage levels [14]. It is one of the interesting 197
topologies for single-phase three-level inverter systems and is 198
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Fig. 1. (a) T-type inverter topology , (b) switching pattern and (c) test setup.
used in commercial products [15]. The schematic of the con-199
verter and switching strategy signals are presented in Fig. 1(a)200
and (b), respectively. Switches that are forming the half bridge201
S1 and S4 are rated at VDC and bidirectional switch S2 and S3202
are rated at VDC/2. Control and implementation of T-type con-203
verter in various applications such as renewable converters and204
fault-tolerant systems are discussed in the literature [16]–[21].205
The switching strategy for this topology is published in [22].206
The commutation of output current takes place between S1 and207
S2 in the positive half and between S3 and S4 in the negative208
half wave. S3 is completely on during positive half and S2 is209
completely on during negative half of the output current in or-210
der to utilize the reverse conduction capability of MOSFETs and211
HEMTs. The antiparallel diode across each device is optional212
for SiC MOSFET and GaN HEMTs due to intrinsic body diode213
and bidirectional current capability of SiC MOSFETs; and due214
to bidirectional current capability and freewheeling capability215
of GaN HEMTs. For Si IGBT, high-performance antiparallel216
diode has to be used in order to minimize additional turn-on217
losses caused by reverse recovery charge of antiparallel diode218
[23]. The deadtime between S1 , S2 and S3 , S4 switches should219
be as small as possible for SiC and GaN devices in order to mini-220
mize the conduction losses across bidirectional switch. Reverse221
conduction performance of S2 and S3 is crucial in compari-222
son to S1 and S4 with unity power factor operation and has a223
significant impact on overall conduction losses. With unity 224
power factor operation, the current flow through S1 and S4 225
will be always from drain to source terminals; therefore, body 226
diode of the devices will not conduct under nominal operation. 227
On the other hand, one of the devices in bidirectional will be 228
in reverse conduction mode at any zero-state switching instant. 229
Furthermore, minimization of deadtime for all device technolo- 230
gies will reduce output current harmonic distortion that will be 231
discussed in final section of the paper. In this setup, 1200-V SiC 232
MOSFETs for S1 and S4 switches are used without antiparallel 233
diodes. Si IGBT, SiC MOSFET, and GaN HEMT are tested in S2 234
and S3 switches. For Si IGBT, 600-V SiC diodes are used as an- 235
tiparallel diodes due to necessity of reverse current conduction 236
and high efficiency. 237
III. 600-V SI IGBT, 650-V SIC MOSFET, AND 600-V GAN 238
HEMT DEVICES 239
In this paper, three different power device technologies for 240
single-phase power converters are investigated: Si IGBT, SiC 241
MOSFET, and GaN HEMT. Super-junction MOSFETs at 600 V 242
class can also be counted as alternative device type due to good 243
on-state performance. However, nonlinear behavior of output 244
capacitance of super-junction devices places large transient load 245
on the complementary switch and extensive reverse recovery 246
charge increases turn-on losses in hard-switching topologies 247
[24], [25]. Parallel connection of SiC Schottky diode to 248
SJ MOSFET does not solve reverse recovery problem as the 249
on-state voltage drop of SJ-MOSFET body diode is lower than 250
SiC Schottky diode [26]. Different half-bridge topologies, gate 251
driver, and auxiliary circuit concepts have been introduced in 252
the literature that mitigate the problems associated with output 253
capacitance and reverse recovery charge but it should be noted 254
that the proposed concepts increase complexity and design of 255
the converter [24], [26]. In the literature, reliability, control 256
methods, and applications of 1200-V SiC MOSFETs and JFETs 257
have been discussed [27]–[34] but there is limited information 258
for WBG devices at 600-V blocking voltage range as 650-V 259
SiC MOSFET and 600-V GaN HEMT became available in the 260
last years. 261
Main device parameters of tested Si IGBT, SiC MOSFET, 262
and GaN HEMT are listed in Table I. In order to simplify the 263
comparison, drain and source terms used for HEMT and SiC 264
can be replaced with collector and emitter for Si IGBT. The SiC 265
MOSFET that is used in this paper is commercially available and 266
GaN HEMT is available as samples at the time of publication. 267
Comparison table shows that GaN HEMT has smallest continu- 268
ous current capability at 25 ◦C with 15 A. The current capability 269
of GaN HEMT is related to maximum power dissipation capa- 270
bility of the package at 25 ◦C, which is half of SiC MOSFET and Si 271
IGBT due to insulated tab. In terms of conduction performance, 272
GaN HEMT and SiC MOSFETdo not have offset voltage during 273
turn-on like Si IGBT and the on-state resistance of GaN-HEMT 274
is approximately half of SiC MOSFET at room temperature. On 275
the other hand, drain current at 100 ◦C case temperature is 20 276
A for SiC MOSFET and Si IGBT, and 11 A for GaN HEMT. It 277
is clear that Si IGBT has to be derated significantly in order to 278
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TABLE I
GAN HEMT, SIC MOSFET, AND SI IGBT DEVICE PARAMETERS
Panasonic ROHM Infineon
GaN HEMT SiC MOSFET Si IGBT
PGA26A10DS SCT2120AF IGP20N60H3
Vd s 600 V 650 V 600 V
Id s (25 ◦C) 15 A 29 A 40 A
Id s (100 ◦C) 11 A 20 A 20A
RDS-on (25 ◦C) 65 mΩ @8 A 120 mΩ @10 A N/A
VCE-sat (25 ◦C) N/A N/A 1.95 V
C i s s 300 pF @500 V 1200 pF @500 V 1100 pF @25 V
Co s s 90 pF @500 V 90 pF @500 V 70 pF @25 V
C r s s 1.5 pF @500 V 13 pF @500 V 3 2pF @25 V
Q g 12 nC @3.2 V 61 nC @18 V 120 nC @15V
V th 0.8 V 1.6 V 4.1 V
Vg s −10 to 4.5 V −6 to 22 V ±20 V
T j 150 ◦C 175 ◦C 175 ◦C
PDiss (25 ◦C) 83 W 165 W 170 W
r j c 1.5 ◦C/W 0.7 ◦C/W 0.88 ◦C/W
Device Package TO-220D-A1 TO-220AB TO-220-3
operate at high ambient temperatures. At 150 ◦C, the voltage279
drop of across GaN HEMT, SiC MOSFET, and Si IGBT is 3,280
3.5, and 2.2 V, respectively. On-state voltage drops at different281
case temperatures show that Si IGBT has the best conduction282
performance at high case temperature values and GaN HEMT283
has the best conduction performance at ambient temperature.284
The device datasheets show that SiC and GaN devices have285
very stable switching loss performance over different junction286
temperatures unlike Si IGBT. This property makes WBG287
devices interesting at high switching frequencies with high case288
temperatures. Regarding gate requirements, it is clear that GaN289
HEMT has the minimum gate drive requirement among these290
three devices due to smallest gate charge. Gate driver require-291
ments will be discussed in the next topic in detail. The output292
capacitances are similar for all three devices and the reverse293
transfer capacitance of GaN HEMT is approximately 8 and 20294
times smaller than SiC MOSFET and Si IGBT, respectively.295
A. Gate Driver Requirements296
The devices presented in the previous section require different297
gate–source voltages for turn-on and turn-off and have different298
dynamic characteristics; therefore, bespoke gate drivers have to299
be designed for each device. The schematics and gate waveforms300
for each device are presented in Fig. 2. The gate driver loss Pg301
for SiC MOSFET and Si IGBT can be calculated as302
Pg = VgQgfs (1)
where Vg is rail-to-rail gate driver voltage, Qg is cumulative303
gate charge, and fs is switching frequency. SiC MOSFET and Si304
IGBT are easy to drive in terms of gate configuration but both305
devices are generally operated with positive and negative voltage306
for safety reasons and faster switching. SiC MOSFET requires307
around +19 to +21 V for fast turn-on and minimum conduction308
loss; and −3 to −5 V for better noise immunity during turn-309
off. On the other hand, Si IGBT is driven with symmetrical310
voltage such as ±15 or ±18 V for similar reasons with SiC311
MOSFET. For these two devices, two isolated power supplies or312
Fig. 2. Gate driver schematics and waveforms: (a) GaN HEMT gate driver,
(b) GaN HEMT gate waveform, (c) SiC MOSFET and Si IGBT gate driver,
(d) SiC MOSFET gate waveform, (e) Si IGBT gate waveform.
isolated power supply with two outputs are required. The turn- 313
on and turn-off paths for these devices can be separated with 314
Rgate(turn-off), optional external gate-emitter capacitance Cgs(ext) 315
can be included as it can be seen in Fig. 2(c), in order to achieve 316
optimum switching speed and avoid false turn-on due to reverse 317
transfer capacitance [35]. Q1318
GaN HEMT requires continuous gate current during con- 319
duction, therefore, the gate driver losses can be calculated as 320
follows: 321
Pg = Vg (QC s +QC g )fs +RgateI
2
gD (2)
where Cs is series connected capacitor in GaN gate driver, Cg 322
is total gate capacitance including reverse transfer capacitance, 323
Rgate is the gate resistor that provides continuous gate current 324
Ig , and D is duty cycle in a switching period. Series connected 325
capacitance Cs provides inrush current during switching and 326
also negative voltage during turn-off in order to prevent false 327
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Fig. 3. Gate loss comparison of single Si IGBT, SiC MOSFET, and GaN HEMT.
turn-on due to low threshold voltage of GaN HEMT. The accu-328
mulated charge across Cs should be larger than QC g in order329
to reach required voltage level across GaN HEMT during turn-330
on and the capacitance value of Cs will determine the turn-off331
negative voltage.Rgate resistor is defined by continuous gate cur-332
rent, which is 20 mA at 3.2 V gate–source voltage, and supply333
voltage. Rgate(turn-on) is determined according to maximum gate334
driver current, supply voltage and recommended limits (300 mA335
in this case).336
In GaN HEMT gate driver, Rgate is selected as 470 Ω in337
order to limit continuous gate current to 18.7 mA with 12 V338
rail-to-rail gate driver voltage and 3.2 V gate–source voltage.339
For determining Rgate(turn-on) and Cs values, at first, Rgate(turn-on)340
is selected as 47 Ω in order to provide 300 mA gate charging341
current along withRgate. Then, the series capacitorCs is selected342
as 2.82 nF according to following equation in order to provide343
−4.5 V (△V(neg)) during turn-off for safe operation and speed344
up turn-on transient:345
Cs =
Qg
Vg − Vgs −△V(neg)
. (3)
By using datasheet values, the gate drive loss for each device346
at different switching frequencies can be calculated. The com-347
parison of gate drive loss with respect to switching frequency348
is presented in Fig 3. For GaN HEMT, the duty cycle is taken349
as 0.64 and the gate–source (emitter) voltage, gate charge for350
all devices are taken as shown in Table I. The comparison in351
Fig. 3 shows that GaN has minimum gate loss above 100 kHz352
and has clear advantage in high switching frequencies in com-353
parison to both SiC MOSFET and Si IGBT. Results show that354
the on-state loss of GaN HEMT is clearly dominating switching355
losses below 100 kHz.356
The gate current requirement and noise immunity are impor-357
tant factors for selection of gate driver Integrated circuit (IC),358
and therefore, size of the IC package. High-speed switching359
for SiC MOSFET and Si IGBT requires small gate resistance,360
and therefore, high peak current. Two different gate drive361
ICs are presented in Fig. 2(a) and (c). Gate drive optocoupler362
(ACPL-P346) in Fig. 2(a) provides isolation with 70 kV/s363
common-mode noise rejection and totem pole arrangement in364
the same package but the continuous peak current capability is365
limited to 3 A. The main advantage of this IC is the isolation with366
single package, minimum external component requirement, and367
TABLE II
CONVERTER PARAMETERS AND TEST CONDITIONS
Parameter Value
PMAX 3.5 kW
VDC 700 V
VOUT 700 V
Lf 1 mH
CDC 4 mF
fs 16 to 160 kHz
Dead − time 400 ns
S1 , S4 CREE CMF2120D
S2 , S3 Panasonic PGA26A10DS
ROHM SCT2120AF
Infineon IGP20N60H3
600 V SiC Diode CREE C3D20060
Th 50 to 80 ◦C
small footprint in the printed circuit board. On the other hand, 368
limited current capability means it is not suitable for high-speed 369
switching devices with large gate charge. For SiC MOSFET and 370
Si IGBT, in Fig. 2(c), a gate–drive interface optocoupler with 371
high Common-mode rejection (CMR) has to be used for signal 372
isolation and a high current nonisolated gate driver IC is used 373
for driving the power switch. In this configuration, ACPL-4800 374
interface IC with 30 kV/s CMR is used for signal isolation 375
and IXDN609SI with 9 A current capability is used for gate 376
drive circuit. Although this configuration provides higher peak 377
current with commercial ICs, the footprint of gate driver circuit 378
increases significantly and component count on the board 379
also increases in comparison to the option in Fig. 2(a). 380
Moreover, isolated gate drive supply for both configurations 381
is provided by isolated dc/dc converters with minimum 1 kV 382
isolation rating and low isolation capacitance (e.g., IH0512S-H 383
for +12 V supply) in order to minimize common-mode current 384
circulation. The complexity of gate driver is an important 385
factor, which significantly impacts both manufacturing and 386
testing, especially in large volume applications, from a cost 387
point of view. 388
IV. TEST SETUP 389
The converter parameters are listed in Table II and a schematic 390
of the test setup is shown in Fig. 1(c). Converter parameters 391
are based on single-phase grid-connected inverters. PPA 5530 392
precision power analyzer from N4L is used to measure voltage, 393
current, and power factor at the input and output of the converter 394
and overall efficiency. The voltage at the output is measured be- 395
fore the filter inductor Lf in order to exclude winding and core 396
losses of output filter inductors from performance analysis. The 397
accuracy of the analyzer reduces with respect to signal frequency 398
and is around 2% at 200 kHz. Therefore, the measurements as 399
carried out inevitably characterized by some degree of inaccu- 400
racy, but as the inaccuracy is the same for all type of devices, it 401
is expected that the error should always be in the same direction 402
and should not affect the comparative analysis. 403
Two heating resistors are mounted to the heat sink with equal 404
distance to power devices and a cooling fan is placed directly at 405
the cooling fins of heat sin for the control of case temperature 406
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Fig. 4. Single phase T-type inverter: (a) gate driver and (b) power cell.
of devices. The resistors generate additional heat at light load407
and cooling fan cools down power devices at heavy load condi-408
tions. By properly setting the required amount of heat generation409
including device losses and heat removal, the heat sink temper-410
ature can be controlled independently from converter operation411
point. For each load and switching frequency condition, the heat412
sink temperature is independently set between 50 and 80 ◦C in413
order to evaluate the performance of the devices under different414
load, frequency, and temperature conditions. By this arrange-415
ment, temperature of the heat sink can be made independent416
from load and switching frequency.417
Gate driver board and power cell are shown in Fig. 4(a) and418
(b), respectively. High-frequency film capacitors are placed419
closed to switches in parallel with electrolytic capacitors in420
order to provide minimum voltage overshoot across devices421
and output inductor Lf is formed by two off the shelf 500 µH422
inductors connected in series and mounted on power plane PCB.423
The gate driver is designed according to requirements in the424
Fig. 5. 1200-V SiC MOSFET: (a) turn-off and (b) turn-on performance in T-type
inverter.
previous section to provide high switching speed performance 425
for SiC, Si, and GaN devices. The board is directly soldered 426
on the device pins in order to minimize the gate loop stray 427
inductance and the gate signals are provided through a fiber 428
optic link by FPGA board that can provide high-frequency 429
sinusoidal PWM modulation. 430
V. EXPERIMENTAL RESULTS 431
A. Switching Performance 432
The switching performance of 1200-V SiC MOSFET, 650-V 433
SiC MOSFET, and 600-V GaN HEMT is presented in this section. 434
Si IGBT is a well-established technology at 600 and 1200-V 435
blocking voltage range and the switching performance already 436
exists in the literature [36], [37]. Turn-off and turn-on switch- 437
ing transitions at 3-kW output power are presented for 1200-V 438
SiC MOSFET, 650-V SiC MOSFET, and 600-V GaN HEMT in 439
Figs. 5 and 6, respectively. Due to commutation scheme of 440
T-type inverter in [22], at unity power factor, S1 achieves soft 441
turn-off when output voltage changes from +VDC /2 to 0 while 442
S2 switch starts reverse conduction with body diode for SiC 443
MOSFET, antiparallel diode for Si IGBT and freewheeling mode 444
with GaN HEMT. When the output voltage changes from 0 to 445
+VDC /2, S2 achieves hard turn-off. The drain–source currents 446
for all devices are measured at the source pin of the devices; 447
therefore, include the gate–source current. In Fig. 5(b), one im- 448
portant thing to note is 24 A current overshoot in IDS at turn-on 449
due to high dV/dt, which is 12 V/ns at device turn-on, and 1.9 nF 450
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Fig. 6. Turn-off waveforms for: (a) 650-V SiC MOSFET, (b) 600 V GaN HEMT.
input capacitance. This current overshoot remained constant at451
different load conditions with same drain–source voltage and452
one of the reasons is the gate–source current for turn-on of453
the device and the second reason is the charging current of de-454
vice output and reverse capacitance. The external and internal455
gate resistors of SiC MOSFET are 3.3 and 4.6 Ω, respectively,456
and peak gate–source during turn-on is 3 A with 24 V voltage457
change at gate–source. The output and reverse capacitance of458
SiC MOSFET is voltage dependent and increases with decrease459
drain–source voltage due to decrease of depletion region.460
The theoretical conduction loss analysis of T-type inverter has461
been discussed thoroughly in [38] and equations can be found in462
the appendix. The theoretical conduction loss can be calculated463
with respect to experimental conditions (e.g., temperature, mod-464
ulation index, output power) in order to extract switching losses465
from experimental efficiency results. Therefore, switching and466
conduction performance of Si, SiC, and GaN can be compared at467
different switching frequency and heat sink temperature cases.468
The converter total, theoretical conduction, and switching loss469
comparisons at 2.5-kW output power, different heat sink tem-470
peratures, and 32-kHz switching frequency for Si, SiC, and GaN471
based configurations are presented in Fig. 7. Switching losses472
dominate the total losses for SiC- and Si-based configurations.473
On the other hand, GaN-based configuration shows significant474
reduction in total loss due to high switching performance of475
GaN devices at different heat sink temperature values.476
B. Efficiency Performance477
The power cell efficiency with three different semiconductor478
technologies is presented in this section. The efficiency analysis479
Fig. 7. Loss breakdown for GaN-, SiC-, and Si-based converter at 2.5-kW
output, 32-kHz switching frequency: (a) total power device loss, (b) conduction
loss, (c) switching loss.
at 16 and 32 kHz at 50 ◦C heat sink temperature is presented in 480
Fig. 8 for Si IGBT, SiC MOSFET, and GaN HEMT. It is clear that 481
by just replacing Si IGBT with GaN HEMT or SiC MOSFET, 482
significant improvements in efficiency can be achieved due 483
to superior switching properties of WBG devices. The perfor- 484
mance difference between silicon and WBG devices becomes 485
clearer at 32 kHz. The converter achieved peak efficiency 486
99.2% with GaN HEMTs at 16-kHz switching frequency and 487
50 ◦C heat sink temperature. At 16 kHz, SiC MOSFET and GaN 488
HEMT brings up to 0.6% and 1.45% efficiency improvement, 489
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Fig. 8. Efficiency comparison at: (a) 16-kHz and (b) 32-kHz switching
frequencies at 50 ◦C heat sink temperature.
respectively, and at 32 kHz, these values increase to 0.75%490
and 1.6% due to poor switching performance of Si IGBT in491
comparison to WBG technologies.492
The performance of the devices at different switching fre-493
quencies and heat sink temperatures are presented in Fig. 9(a)494
and (b). Fig 9(a) shows the comparison of SiC and GaN solutions495
up to 64-kHz switching frequency and between 60 and 80 ◦C496
heat sink temperatures at 2.5-kW output power. The results show497
that GaN solution proves a robust performance under differ-498
ent temperature conditions and complete SiC solution has less499
than 0.5% efficiency variation at 64-kHz switching frequency.500
Fig. 9(b) shows a similar efficiency comparison versus heat sink501
temperature at 16 and 32-kHz switching frequencies at 2.5-kW502
output power for three different device technologies. It is clear503
that SiC and GaN device show good performance under different504
ambient temperatures due to WBG device properties [1].505
Finally, due to best performance among all three devices, in-506
verter based on GaN is tested up to 160 kHz at various load507
conditions in order to evaluate switching performance of the in-508
verter. The results are presented in Fig. 10. The efficiency results509
show that SiC- and GaN-based T-type inverter can perform with510
high efficiency up to 3-kW output power and up to 160-kHz511
switching frequency. The efficiency remains above 97% above512
2.2-kW output power.513
VI. IMPACT ON CONVERTER VOLUME514
The overall efficiency analysis under various output power,515
switching frequency, and heat sink temperature conditions show516
Fig. 9. Efficiency versus switching frequency comparison at different heat
sink temperatures for (a) SiC and GaN, and (b) efficiency versus temperature
comparison for SiC, GaN, and Si at 16 and 32-kHz switching frequencies.
Fig. 10. Efficiency versus output power of SiC + GaN inverter at 50 ◦C heat
sink temperature and between 16 and 160-kHz switching frequencies.
that WBG devices can be used to design inverters at high fre- 517
quency, high heat sink temperature in order to reduce heat sink 518
volume, and output inductor volume without compromising the 519
efficiency. In this section, the impact of high performance of 520
WBG devices on heat sink volume and output filter volume will 521
be investigated and compared to Si IGBT. The impact analysis 522
is based on following assumptions: 523
1) Cooling system is based on natural air convection. 524
2) Single stage LC output filter is used. 525
3) Converter output power is rated at 2500 W. 526
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Fig. 11. Power cell loss comparison with different device technologies at 2500
W output power at 60 ◦C heat sink temperature.
Fig. 12. Thermal network for T-type inverter.
4) Switching frequency of the converter is selected as 32527
kHz.528
A. Heat Sink Design529
The heat sink volume analysis is based on interpolation of530
power losses of three different device choices at maximum out-531
put power and between 60 and 100 ◦C heat sink temperatures.532
The power losses based on extrapolation of experimental re-533
sults based on Figs. 7 and 8. The power loss curves based on534
experimental data for each device technology are presented in535
Fig. 11.536
Based on Figs. 11 and 9, the efficiency of power cell as a537
function of heat sink temperature and switching frequency based538
on Si IGBT, SiC MOSFET, and GaN HEMT can be expressed as539
follows:540
ηSi = ktS i
(−2.82× 10−5fs + 98.4) (4)
ktS i = −3× 10−4Th + 1.0151 (5)
ηSiC = ktS iC
(−1.22× 10−5fs + 98.192) (6)
ktS iC = −9× 10−5Th + 1.0043 (7)
ηGaN = ktG aN
(−1.154× 10−5fs + 99.08) (8)
ktG aN = −4× 10−5Th + 1.0018 (9)
Fig. 13. Commercial naturally cooled heat sink volumes [39].
where η is efficiency, Th is heat sink temperature, and fs is 541
switching frequency. Equations (4), (6), and (8) are used to 542
calculate device power loss at specific heat sink temperature 543
and switching frequency and the calculated power loss is for 544
calculation of required heat sink thermal resistance rh−r . The 545
thermal network for devices in T-type inverter is presented in 546
Fig. 12.Tj is junction temperature, rjc is junction to case thermal 547
resistance, rch is case to heat sink thermal resistance, Tc is 548
ambient temperature, and Ta is ambient temperature. 549
The junction temperature for SiC and GaN devices and re- 550
quired heat sink thermal resistance can be calculated as follows: 551
S1,4 : TjS iC = PSiC
rjcS iC + rchS iC
2
+ Th (10)
S2,3 : TjS 2 , 3 = PS2,3
rjcS 2 , 3 + rchS 2 , 3
2
+ Th (11)
rh−r =
Th − Ta
Pt
(12)
where PSiC is total loss of SiC MOSFET, PS2,3 is total loss of 552
S2 or S3 switch and Pt is total semiconductor loss. Calculated 553
rh−r then can be used to calculate volume of heat sink based 554
on natural air convection. The volume of various extruded nat- 555
urally cooled heat sinks against heat sink thermal resistance are 556
presented in Fig. 13[39]. Based on the results, curve fitting is 557
applied to minimum heat sink volume available at given rh−r 558
value and presented in (13). By using rh−r from (12) in (13), 559
volume of extruded naturally cooled heat sink can be calculated 560
for different device case temperature, ambient temperature and 561
power loss 562
Volheatsink = 3263e−13.09rh −r + 1756e−1.698rh −r . (13)
Heat sink volume calculations based on (10)–(13) for 563
three different device technologies with respect to heat sink 564
temperature are presented in Fig. 14. The ambient temperature 565
is chosen as room temperature 25 ◦C and case-to-heat sink 566
thermal resistance is 0.57 ◦C/W and taken from a commercial 567
silicon-based insulation pad with 4 kV insulation breakdown 568
voltage. The results in Fig. 14 show that Si-based converter has 569
2.5 times and SiC-based converter has 2.1 times higher heat 570
sink volume in comparison to GaN-based converter at 60 ◦C 571
case temperature. In addition to this, the volume of heat sink can 572
be reduced by factor of 4.92 and 2.36 for GaN- and SiC-based 573
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Fig. 14. Heat sink volume versus device power loss for three different
Technologies.
Fig. 15. Grid connected single-phase T-type inverter.
converters, respectively, by increasing case temperature from 60574
to 100 ◦C. The penalty for increased case temperature for GaN575
and SiC solution will be 12% and 16% increase in device losses.576
On the other hand, heat sink volume of Si-based inverter can577
be reduced by factor of 1.4 with 44% increase in device losses.578
B. Filter Design579
Grid connected power inverters must have output filter in580
order to minimize the injected harmonics to the grid that are581
caused by high switching frequency. Passive filters are usually582
chosen in grid-connected applications due to its simplicity and583
high performance. The size of the filter depends on number of584
stages and order of the filter. One of the most common type585
of filter is second-order single stage LC filter at considered586
power range and presented in Fig. 15[40]. Lgrid in Fig. 15 is587
the impedance of the grid after point of common coupling and588
can depend on the length of grid cables, connected loads, and589
sources to the grid.590
Passive component and output filter volume is inversely pro-591
portional to switching frequency. Therefore, it is interesting592
to analyze the tradeoff between increased power losses due to593
increased switching frequency and reduction in filter volume.594
To begin the analysis, expressions that define efficiency with595
respect to switching frequency at 2500-W output power and596
heat sink temperature are given in (4), (6), and (8). In this study,597
single stage LC filter, which is the common type differential598
output filter for power converters at this power range, is con-599
sidered [40]. The design of LC filter starts with calculation of600
filter inductance Lf for defined maximum output ripple current 601
by using (14). Calculated Lf is then used in (15) in order to 602
calculate output capacitance 603
Lf =
VDC
8∆IOUTfs
(14)
Cf =
1
(2pifs)
2 Lf Attreq
(15)
where VDC is dc-link voltage, ∆IOUT is output current ripple, 604
fs is switching frequency, and Attreq is required attenuation of 605
the filter [40], [41]. The required attenuation is chosen as 0.01 in 606
order to provide adequate damping at switching frequency and 607
keep the resonance frequency far away from inverter switching 608
frequency. Output ripple current is chosen 20% of peak output 609
current for limiting maximum power device switching current 610
and keeping inverter output current ripple in reasonable level. By 611
using inductance and capacitance values, volume of the LC filter 612
can be calculated by using area-product approach for inductor 613
and capacitor volume constant for capacitor. After [42], the area- 614
product Ap and volume of a power inductor and volume can be 615
calculated as 616
Ap =
[ √
1 + γKiLf Î
2
BmaxKt
√
ku∆T
] 8
7
(16)
VolL = kLAp
3
4 (17)
where γ is ratio of iron loss to copper loss (is taken to be 0.03 617
or less for ac inductors with small high-frequency flux ripple), 618
Bmax is maximum flux density of inductor core, Ki is current 619
waveform factor (Irms/Î), Kt is 48.2× 103, Î is peak inductor 620
current, ku window utilization factor (based on window fill fac- 621
tor, proximity and skin effects), and kL is inductor volume con- 622
stant. Maximum flux density is based on performance factor of 623
ferrite material (f×Bmax ) N87 in [43]. Maximum temperature 624
rise∆T is chosen as 60 ◦C in order to keep current density in the 625
windings high enough while keeping maximum core tempera- 626
ture within recommended operating temperature limits. Inductor 627
volume constant vary for different types of cores, therefore, it 628
has been calculated and presented in Fig. 16(a) with respect to 629
designed inductors’ area product and total volume. The constant 630
increases slightly with respect to switching frequency and this 631
affect can be represented with a first-order polynomial shown 632
in (18) and represented with blue curve in Fig. 16(a) 633
kL = 2.676× 10−5fs + 19.71. (18)
The inductor volume at different switching frequencies based 634
on analytical calculation and actual design are presented in 635
Fig. 16(b). It is clear that analytical calculation is well matched 636
with design results and can be used further in calculation of 637
total volume of output filter for Si, SiC, and GaN solutions at 638
different switching frequencies. 639
The next step in volume analysis of LC filter is filter capacitor. 640
The volume of filter capacitor can be calculated by the following 641
equation: 642
VolC = kcCf V 2nom (19)
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Fig. 16. (a) Inductor volume constant and (b) inductor volume.
Fig. 17. Output LC filter volume versus device power loss for three different
device technologies.
where Vnom is nominal voltage of capacitor and kc is capaci-643
tor volume constant in cm3/
(
V 2F
)
. The minimum capacitor644
volume constant is calculated as 72 for X2 type capacitors ac-645
cording to datasheets of different capacitance values in [44].646
Based on calculation of inductor and capacitor volumes in (16)647
to (19), the volume analysis of LC filter with respect to power648
loss for three different semiconductor technologies is presented649
in Fig. 17. It should be noted that Si IGBTs are not feasible650
above 64 kHz due to high losses and switching times, but they651
are included in this study in order to compare the WBG tech-652
nology with Silicon over a wide switching frequency range.653
The volume of output inductor and capacitor are calculated for654
switching frequencies between 16 and 160 kHz. The inductor655
Fig. 18. Effect of different dead-time values to: (a) output current zero cross-
ing, (b) output voltage, (c) output current THD.
volume dominates the output filter volume with 20% ripple 656
current and 0.01 required attenuation. The reduction in filter 657
volume becomes less pronounced below 240 cm3 for all device 658
technologies and increase in switching frequency does not bring 659
significant reduction in filter volume. The main reasons are de- 660
crease in Bmax and window utilization factor ku with increase 661
of switching frequency that increase core volume and winding 662
volume, respectively. On the other hand, filter volume can be 663
reduced by 43% with 24, 26, and 61 W increase in device power 664
loss for GaN-, SiC-, and Si-based converters, respectively. It 665
should be noted that the inductor size is calculated for specific 666
current density and core loss density, therefore, reduction in in- 667
ductor volume will reduce filter losses and make the efficiency 668
penalty for increasing fs less important. 669
C. Dead-Time Effect on Harmonics 670
Small time interval between commutating switches S1 and 671
S2 , and S3 and S4 , where both switches are turn-off, is intro- 672
duced in order to avoid shoot through. During the deadtime, the 673
control of output voltage is lost and the output voltage can be 674
clamped to +VDC /2,−VDC /2 or 0 depending on the direction of 675
current. The effect of deadtime becomes severe when at higher 676
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switching frequencies and lower modulation index values. The677
harmonic analysis and compensation of deadtime effect for volt-678
age source converters have been studied in [45] and [46]. In this679
study, it is defined as 400 ns in order to make the comparison680
between Si IGBT and WBG devices but the switching results681
of SiC and GaN in the previous sections show that the deadtime682
for WBG devices can be as small as 100 ns due to high switch-683
ing speeds. In order to evaluate the effect of deadtime in T-type684
inverter with WBG technology, simulations are conducted with685
100 and 400 ns dead-time values. The switching frequency is686
set as 100 kHz and results are presented in Fig. 18. The effect of687
two different dead-time values to output current at zero cross-688
ing is shown in Fig. 18(a). The reason for this distortion is due689
to elimination of output voltage pulses in Fig. 18(b) with duty690
ratio of less than 0.04 and 0.01 for 400 and 100 ns deadtimes,691
respectively. The blanking in the output current increases the692
total harmonic distortion (THD), and therefore, output filter re-693
quirements. The variation of output current THD with respect694
to deadtime is presented in Fig. 18(c). It is clear that minimum695
dead-time value has to be used with SiC and GaN devices re-696
gardless efficiency concerns in order to utilize high switching697
performance that allows reduction in filter volume.698
VII. CONCLUSION699
In this paper, the performance benchmark of T-type inverter700
with Si IGBT, SiC MOSFET, and GaN HEMT at 600-V blocking701
voltage range is presented. The benchmark covered gate driver702
requirements, switching performance, inverter efficiency per-703
formance, heat sink volume, output filter volume, and dead-time704
effect for each technology. Gate driver study shows that GaN705
HEMT has the lowest gate driver losses above 100 kHz due to706
lowest input capacitance and below 100 kHz, SiC MOSFEThas707
lowest gate losses due to continuous current requirement of GaN708
HEMT during turn-on. In terms of switching performance, GaN709
HEMT has the best performance among three technologies at710
350 V, 16 A and allows high efficiency at high-frequency appli-711
cations. GaN-based inverter operated up to 160-kHz switching712
frequency with 97.3% efficiency at 2.5-kW output power,713
160 kHz and reached 99.2% efficiency at 1.4-kW output714
power, 16 kHz switching frequency. Performance evalua-715
tion of three device technologies at different temperature,716
switching frequency, and load conditions shows WBG device717
provide robust performance under wide temperature and718
switching frequency conditions. Therefore, the heat sink719
volume of the converter can be reduced by 2.5 times by720
switching from Si to GaN solution at 60 ◦C case temper-721
ature at 32 kHz, and for SiC- and GaN-based inverters,722
heat sink volume can be reduced by 2.36 and 4.92 times,723
respectively, by increasing heat sink temperature to 100 ◦C724
with increase of 16% and 12% in device losses, respectively.725
Output LC filter volume can be reduced by 43% with 24,726
26, and 61 W increase in device power loss for GaN-, SiC-,727
and Si-based converters, respectively. Fast switching of WBG728
devices allows reduction of deadtime from 400 to 100 ns, and729
therefore, THD at output current from 3.5% to 1.5% at 100 kHz.730
APPENDIX 731
Theoretical conduction loss analysis of the T-type converter 732
is as follows [38]: 733
Pc−S1 , 4 =
vo,SMÎOUT
4pi
[sin (φ) + (pi − φ) cos (φ)]
+
ro,SMÎ2OUT
4pi
[
8
3
cos4
(
φ
2
)]
Pc−D1 , 4 =
vo,DMÎOUT
4pi
[sin (φ) + φ cos (φ)]
−ro,DMÎ
2
OUT
2
[
4
3pi
sin4
(
φ
2
)]
Pc−S2 , 3 =
vo,S ÎOUT
pi
[
1− M
4
(2 sin (φ)− (2φ− pi) cos (φ))
]
+
ro,S Î2OUT
4
[
1− 4M
3pi
(
1 + cos2 (φ)
)]
Pc−D2 , 3 =
vo,D ÎOUT
pi
[
1− M
4
(2 sin (φ)− (2φ− pi) cos (φ))
]
+
ro,D Î2OUT
4
[
1− 4M
3pi
(
1 + cos2 (φ)
)]
.
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